Epitaxially-fused colloidal PbX (X = S, Se) quantum dot (QD) superlattices (epi-SLs)—arrays of QDs interconnected by homoeptaxial necks—combine extraordinary spatial order with strong inter-QD electronic coupling and are predicted to exhibit electronic minibands that enable high-mobility, bandlike charge transport. However, the epi-SLs studied thus far are too structurally defective (disordered) to support miniband formation, and electrical measurements of epi-SLs have demonstrated only localized carriers and hopping transport. Ongoing efforts to eliminate intragrain defects are essential to trigger the emergence of minibands, but it is also important to remove intergrain defects (grain boundaries and cracks) from the transport path in order to study the inherent properties of individual epi-SL grains (monocrystals). A robust process for making measurements at the single-grain limit (monocrystalline devices) would enable systematic studies of miniband physics as a function of epi-SL structural order, surface chemistry, orientation, device size, and other parameters.

In this report, we describe the fabrication and electrical characterization of single-grain PbSe QD epi-SL field-effect transistors (FETs) made by multistep electron beam lithography (EBL). We infill and overcoat the epi-SLs with a thin layer of amorphous alumina by atomic layer deposition (ALD) to prevent their degradation by exposure to air, processing chemicals, mild heating, and the electron beam. We find that the mild heating needed to bake the electron-beam resist for EBL processing (150 °C) also drastically lowers the doping of the ALD-infilled epi-SLs, without causing QD sintering. Variable-temperature electrical measurements of the resulting single-grain FETs (12–290 K) show a record-high hole mobility with a negative temperature dependence at higher temperatures that is suggestive of bandlike transport, but this antiactivated region is almost certainly an artifact of the bias-stress effect rather than a signature of minibands. This paper introduces the single-grain FET fabrication process, details the structure and electrical properties of one device, briefly compares the behavior of an initial cohort of eight devices, and concludes with an analysis of the temperature dependence of the hole mobility in the four devices that were studied in detail.

3D (multilayer) epi-SL films were fabricated by self-assembly of 6.9 nm diameter oleate-capped PbSe QDs on the surface of liquid ethylene glycol (EG), followed by injection of 1,2-ethylenediamine to trigger epitaxial fusion (necking) of the QDs via glycoxide–oleate ligand exchange.
change, and stamp transfer of the resulting polycrystalline epi-SLs to custom-made device substrates (see Methods in the Supporting Information and Figure 1a). This procedure yields cracked, semicontinuous layer of equiaxed epi-SL grains (individual epi-SL crystallites) with a grain diameter as large as 10 μm (Figure 2a). Film thicknesses of ~35 nm (“thin”) and 60–85 nm (“thick”) were studied. As discussed below, the thinner films show significantly higher hole mobility, probably because they are more fused and have thicker inter-QD necks.

Figure 1c depicts the air-free single-grain FET fabrication process that we developed to deterministically incorporate selected high-quality epi-SL grains into FETs to study charge transport at the single-grain limit. First, PbSe QD epi-SL films were stamped onto prepatterned substrates (p++ (100)-oriented Si coated with a 200 nm thick SiO₂ layer and patterned with an array of metal contact pads and fiducial markers (5 nm Cr/45 nm Au)) and then infilled and overcoated with 11 nm of amorphous alumina using an glovebox atomic layer deposition (ALD) system (see Methods) to prevent epi-SL oxidation/degradation. Next, the films were imaged by SEM to identify individual high-quality epi-SL grains for selective integration into FETs. The alumina layer thickness was optimized to balance film stability (as validated by FET measurements) and transparency to the electron beam (Figure S2). After imaging, an additional 22 nm of alumina was deposited to ensure indefinite environmental stability of the epi-SLs. We then used EBL to write “coarse” Cr/Au electrodes (labeled E1 in Figure 1c) from the prepatterned contact pads to within a few micrometers of each epi-SL grain of interest. These electrodes sit atop the 33 nm protective alumina layer and are therefore electrically isolated from the underlying film and produce negligible interelectrode leakage currents. Next, EBL-defined through-alumina vias (TAVs) were etched at a rate of ~0.6 nm/min using an aqueous sodium hydroxide solution (Figure S3) to expose the adjacent edges of the E1 electrodes and targeted grains. The TAVs were then metalized with “fine” Cr/Au electrodes (labeled E2) to connect the E1 electrodes selectively to each respective grain and define the FET channels. Finally, an additional 11 nm or more of alumina was deposited on the finished FETs to ensure their stability. This fabrication process prevents exposure of the QDs to air and lithographic processing chemicals and yields FETs with well-defined channels across single epi-SL grains in excellent electrical isolation from the rest of the film. A detailed description of the single-grain FET fabrication process is provided in Supporting Discussion 1.

Figure 2a shows a 35 nm thick single-grain FET with a channel length (L) and width (W) of 6.8 and 5.9 μm, respectively. High-resolution SEM imaging (Figure 2b and Figure S4) shows that the channel contains two large (011)₁₁₇-oriented epi-SL grains: a “major” grain that spans the electrodes, covers ~92% of the channel area, and contains 14 small, isolated twinned inclusions (blue lines in Figure 2b) and a “minor” grain that is adjacent to part of the source and does not span the electrodes. Based on this grain map, we expect that the source-drain current of this device will flow predominantly through the single-crystalline path provided by the major grain, and we therefore consider the device (Device 1) to be a single-grain FET. We used fast Fourier transform (FFT) images of the channel to determine epi-SL grain orientations and inter-QD distances. The FFT image of the entire channel yields a spot pattern that was indexed to the major (red) and minor (yellow) epi-SL grains (Figure 2c), while numerous FFTs of regions within the channel show an average inter-QD distance of 6.86 nm along [100]SL and a epi-SLs with a rhombohedrally-distorted simple cubic unit cell (a ≈ 6.9 nm, α ≈ 99°) in which the QDs are nested across their [100] facets and the epi-SL grains are oriented predominantly with their (011) planes parallel to the substrate surface (Figure 1b). Scanning electron microscopy (SEM) imaging showed that each epi-SL film consists of a

---

**Figure 1.** Fabrication of single-grain epi-SL field-effect transistors. (a) Process for fabricating polycrystalline epi-SL films on the surface of ethylene glycol. (b) Post-mortem high-magnification SEM image of part of an epi-SL grain. The scale bar is 50 nm. (c) The single-grain FET fabrication process. (i) The Si/SiO₂ substrate (gray) was first patterned with photoresist (red) to expose a 550 × 550 μm square at the center of an array of prepatterned contact pads (gold). (ii) A polycrystalline epi-SL film was stamped onto the substrate and the resist was dissolved, leaving epi-SL film (purple) only in the central square. (iii) Alumina (blue) was deposited by ALD on the entire substrate, thereby infilling and overcoating the epi-SL. The substrate was then imaged by SEM to locate epi-SL grains of interest. (v) Coarse electrodes (E1) were written by EBL from the contact pads to within several micrometers of each selected epi-SL grain. (vi) Finally, through-alumina vias (TAVs) were patterned by EBL, wet-etched to expose the edges of each epi-SL grain and E1 electrode, and metalized (E2) to complete the single-grain epi-SL FETs. The image in (b) was acquired after FET fabrication and a post-mortemetch of the alumina to reveal the QDs.
Figure 2. A single-grain epi-SL FET. (a) Perspective-view SEM image of a completed single-grain FET (Device 1, with channel dimensions of 6.8 × 5.9 μm). E1 and E2 electrodes are colorized and labeled. (b) High-resolution plan-view SEM image of the FET channel after a post-mortem etch of the alumina coating. E2 source and drain electrodes are labeled. Blue lines denote SL twin planes. The [100] SL direction of the major epi-SL grain (red) and minor grain (yellow) are labeled. There are no additional planar or linear SL defects visible in the image. The faint vertical line near the center of the image is an image stitching artifact. (c) FFT of the entire channel with indexed SL spots for the major (red) and minor (yellow) epi-SL grains. (d) Room-temperature output characteristics (I_D–V_SD) showing modulation of the drain current (I_D) by the applied gate bias (V_G) and p-channel behavior. The inset shows that the curves are nonlinear near V_SD = 0 V. At each V_G (starting with V_G = 10 V), V_SD was swept at a rate of 5 V/s from +10 to −50 V, then back to 10 V. (e) Room-temperature transfer characteristics (I_D–V_SD) for forward and reverse gate bias sweeps (sweep directions noted by black arrows). At each V_SD (starting with V_SD = 10 V), V_G was swept at a rate of 200 V/s from +10 to −50 V, then back to 10 V. (f) Room-temperature I_D time trace upon stepping V_G from 0 to −50 V at t = 30 s (V_SD = −15 V). The FET exhibits a significant bias-stress-effect transient at room temperature.

Planar QD density of 17,390 QDs/μm^2 per QD monolayer, consistent with our previous reports. Structural analysis of seven additional devices is provided in the Supporting Information, along with the corresponding charge transport data (Figures S5–S18). Devices 1–7 are single-grain FETs, while Device 8 is multicrystalline and serves as a control for the effect of grain boundaries on charge transport. Table S1 summarizes the microstructure and transport data for all eight devices. The seven single-grain FETs studied here are free of the SL grain boundaries and macroscopic cracks/voids that are common in polycrystalline epi-SL films made by ligand exchange and stamp transfer.

At room temperature, all but one of the FETs (Device 6, which is ambipolar) show p-channel conductance with moderate gate modulation of the drain current (I_D) and quasi-linear output curves (I_D–V_SD) between 0 and −15 V (Figure 2d). Within V_SD = ±1 V, the I–V curves are nonlinear (Figure 2c, inset), likely because of Schottky barriers at the QD/electrode interfaces. The nonlinearity also suggests that the contact resistance in these devices is significant and artificially lowers the values of the carrier mobility that are reported below. Contact resistance measurements and the associated correction of the mobility values will be performed with future batches of single-grain FETs. Transfer curves (I_D–V_G) exhibit hysteresis between forward and reverse V_G sweeps. Reverse and forward sweeps for Device 1 yield a hole mobility of 4.3 and 6.8 cm^2 V^-1 s^-1 at V_G = −45 V and V_SD = −15 V (Figure 2e; see Methods). Hysteresis in the transfer curves is caused by the bias-stress effect (BSE), in which a buildup of a sheet of immobile charges near the gate/channel interface progressively screens the applied gate field and causes a time-dependent (transient) reduction of the free carrier density and I_D in the FET channel. Figure S19 provides graphical illustrations of the BSE and its electronic and ionic mechanisms. One consequence of the BSE is systematic underestimation of the carrier mobility derived from I–V curves. To approximately correct the mobility for the BSE, we measured the kinetics of I_D decay after stepping V_G from 0 to −50 V at the measurement temperature (Figure 2f and Figure S20) and used the fractional I_D decay at the mobility measurement time to determine a multiplicative correction factor, yielding a “transient-corrected” reverse and forward sweep mobility of 5.6 and 9.1 cm^2 V^-1 s^-1, respectively, for this device. We note that the true transient-free mobility is probably modestly higher than these imperfectly-corrected values. It is also important to point out that Device 1 consists of an isolated epi-SL flake that barely extends outside of the channel (Figure 2a); thus, fringing electric fields (spreading currents), which can cause mobility overestimation by up to a factor of ~2 for FETs with W/L ≥ 1 and semiconductor layers.
that are much wider than the channel,

are not important and do not affect the mobility for this device. Some of the other
seven devices have geometries that may support substantial
fringing currents (Figure S21), but we do not attempt to
correct the extracted mobility values for this geometric effect
because (i) the error in the mobility is small and uncertain, and
(ii) the contact resistance and incomplete transient correction
cause an uncertain and possibly larger error in the opposite
direction.

These results are in contrast to our recent report of
degenerate

-channel transport in polycrystalline, ALD-infilled
epi-SL FETs.11 In that work, we found that infilling epi-SLs
with ALD alumina generates a large concentration of shallow
donor defects that cause heavy electron doping of the films.
We have since discovered that these donors can be passivated
(or perhaps compensated) by mild thermal annealing of the
infilled epi-SLs under either an inert atmosphere or air (Figure
S22). Conveniently, the heating steps used to prepare the EBL
resist layers (one 30 min dwell at 90 °C and two 3 min dwells
at 150 °C) during FET fabrication also reproducibly passivate/
compensate the shallow donors and convert the FETs from
poorly modulated n-channel devices to well-modulated p-
channel devices. These data suggest that the p-channel
behavior of these PbSe QD FETs results from annealing
rather than air exposure, the latter of which is well-known to p-
dope PbSe QD films.16 However, since the annealing was
performed in air, we cannot rule out the possibility of some air-
induced oxidation of the heated films. An analysis of post-
mortem SEM images (Figures 1b and 2b and Figures S23 and
S24) and optical spectra (Figure S22) shows that the annealing
does not cause appreciable QD sintering/coarsening or loss of
quantum confinement. We therefore believe that the observed
changes in FET free carrier density and polarity are primarily
caused by annealing-induced chemical reactions, atomic
motion, and/or ligand rearrangements at the QD/alumina,
QD/electrode and QD/SiO

interfaces. The annealing may
also form/thicken epitaxial necks and improve their atomic
coherence and thus the inter-QD electronic coupling by
healing dislocations and relaxing strain defects,13,14 despite
encapsulation of the QDs by the conformal alumina coating.

Variable-temperature electrical measurements were used to
study charge transport in the single-grain FETs. Figure 3 shows
data for Device 1, while results from the other seven devices
are provided in the Supporting Information. Decreasing the
measurement temperature leads to a shift from p-channel to
ambipolar transport and a sharp increase in the on
−
off ratio
(from ∼35 at 290 K to >10

at 12 K), consistent with the freeze-out of acceptor states and the influence of Schottky

Figure 3. Temperature dependence of the FET I–V characteristics. (a) Full-sweep (V

= ±50 V) transfer curves for Device 1 acquired at T = 12,
80, 150, and 290 K at V

= 2 V and a sweep rate of 5 V/s. The device is a p-channel at room temperature and becomes increasingly ambipolar at
lower temperature. I

drops dramatically with decreasing temperature. (b–e) Output curves acquired at T = 12, 80, 150, and 290 K, respectively,
at a series of V

values and a V

sweep rate of 5 V/s. V

was swept from +5 V to −15 V and then back to +5 V. (f–i) Corresponding transfer
curves acquired at a series of V

values using a sweep rate of 200 V/s. V

was swept from +10 V to −50 V, then back to +10 V. (j) Time traces of
I

as V

is stepped from 0 to −50 V. Here, V

= −15 V. (k) Comparison of the normalized |I

| time traces from (j), with I

= \frac{I(t) - I_{V_G=0}}{I_{peak} - I_{V_G=0}},

where I(t) is the drain current at time t, I

is the drain current at V

= 0 V, and I

is the peak drain current.

Nano Lett. XXXX, XXX, XXX

D
barriers at the contacts (Figure 3a). The output curves (Figure 3b–e) display decreasing conductivity as the device is cooled. Transfer curves (Figure 3f−e) show that the threshold voltage monotonically shifts from positive values at room temperature to negative values ($V_T \approx -10$ V) at 12 K. Furthermore, since the electron/hole trapping and ion motion that cause bias-stress transients are generally thermally activated processes, the BSE is often progressively quenched at low temperatures. Below 150−200 K, the BSE current transients (Figure 3j,k) and I−V hysteresis are largely quenched and have only a minor impact on the transfer curves and measured carrier mobility.

Hole mobility ($\mu_h$) values were extracted from transfer curves acquired at $T = 12$−290 K (see Methods). Figure 4a shows the forward and reverse sweep mobilities for Device 1 with and without correction for bias-stress transients. Below ~150 K, the negative slope and the mobility values converge to a common weakly thermally-activated ($d\mu/dT > 0$) curve. The uncorrected data (squares in Figure 4a) show a peak mobility at ~150 K and a negative temperature dependence ($d\mu/dT < 0$) at higher temperatures that is suggestive of bandlike transport,26,27 but this is likely an artifact of the bias-stress transients. The corrected data (circles) still show a $d\mu/dT < 0$ region, but we cannot be certain if such behavior is real or the result of incomplete transient correction. Given this uncertainty and the small change of mobility with temperature (<2.5×), no conclusion can be made from the transport data regarding the presence of bandlike transport in this FET. All of the devices that we analyzed showed similar $\mu(T)$ behavior (Figures S25 and S26). The typical $\mu(T)$ behavior of bulk PbSe is shown in Figure S27 for comparison.

The hole mobility also depends on $V_{SD}$, with the dependence being strongest at low temperature (Figure 4b). Plots of mobility versus $V_{SD}$ reveal a linear $\mu(V_{SD})$ dependence across the entire temperature range (Figure 4c and Figure S26). Linear fits of $\mu(V_{SD})$ were used to extrapolate a “field-free” mobility ($V_{SD} = 0$ V), which is also plotted in Figure 4b. In short-channel FETs, the longitudinal electric field strength can result in a potential drop between neighboring QD centers ($V_{QD-QD}$) equal to or larger than the thermal energy $kT$, the charging energy $E_C$, and the site energy disorder $\Delta E$ due to QD size dispersity and coupling disorder. In this case, the mobility can depend strongly on the magnitude of $V_{QD-QD}$ rather than $kT$, $E_C$, and $\Delta E$. For our epi-QLSS, we calculate $E_C \approx 0.3$ meV and $\Delta E > 10$ meV (see Supporting Discussion 2).28

$V_{QD-QD}$ can be estimated from $V_{SD}$ and the number of QDs along the transport path. If transport occurs predominantly in the QD monolayer closest to the gate dielectric, as is expected for FETs with conventional metal-oxide gates, then the transport path is determined by the length of the epi-fused QD chains that run in the [100]$_{SL}$ direction of the (011)$_{SL}$-oriented grains (Figure 1b). SEM imaging shows that the epi-SL grain in Device 1 has a misorientation angle $\phi$ of 64° between its [100]$_{SL}$ and the FET channel (see Figure 2b and Table S1), such that carriers would need to travel through chains of ~2250 QDs to transit the channel. Assuming negligible potential drop at the contacts (an idealization), this yields $V_{QD-QD}$ values of 2.2, 4.4, and 6.6 mV for $V_{SD} = 5$, −10, and −15 V, respectively. In devices where the epi-fused QD chains are better aligned with the channel, the channel length is shorter, or the second QD monolayer participates in transport (making transport isotropic in 2D), $V_{QD-QD}$ can be ~30 mV at $V_{SD} = −15$ V. Given that $V_{QD-QD}$ is similar to or larger than $kT$, $E_C$, and $\Delta E$, a field-dependent mobility is expected, and the same $\mu(V_{SD})$ trend was observed in the three other devices that we analyzed (Figures S25 and S26).

Henceforth we focus only on the field- and transient-corrected mobility values.

The field-free, transient-corrected, reverse-sweep hole mobility of our best device (Device 1) is 3.5 cm$^2$ V$^{-1}$ s$^{-1}$ at room temperature. This value is a conservative lower bound that does not fully correct for the bias-stress transient or account for possible potential drops at the source/drain contacts. The hole mobility peaks at ~6.5 cm$^2$ V$^{-1}$ s$^{-1}$ at $T = 170$−220 K, where the transient (hysteresis) is insignificant. To our knowledge, these are the highest hole mobilities yet reported for any QD solid, including PbX$_2$ (previous record of $\mu_h \approx 0.5$ cm$^2$ V$^{-1}$ s$^{-1}$),29 CdX$_2$, HgX$_2$,30 CuInSe$_2$,S$_{23-25}$ and metal halide perovskite QDs,31 which illustrates the importance of employing epitaxial connections for strong inter-QD coupling, controlled surface chemistry for doping and surface state management, and single-grain measurements to avoid transport bottlenecks by grain boundaries.

We analyzed the $\mu(T)$ data of Devices 1 and 5 (the four devices analyzed in detail) with models of nearest-neighbor hopping (NNH), Efros−Shklovskii variable-range hopping (ES-VRH),32 quantum percolation scaling (QPS),33 and mixed conduction transport (a limit of QPS).34 Due to the presence of current transients at higher temperatures, we limited our analysis to $T \leq 220$ K, which excludes the $d\mu/dT <
The simple Arrhenius NNH expression $\mu(T) = \mu_\infty \exp(-E_A/kT)$ with a temperature-independent prefactor $\mu_\infty$ yields good fits with small activation energies of only 4–8 meV (Figure 5a and Table 1). These small activation energies may indicate that carriers find low-barrier percolative pathways through the epi-SLs. Good fits were also obtained with the ES-VRH formula $\mu(T) \sim (1/T) \exp(-(T_{ES}/T)^{1/2})$ which yielded localization lengths $\xi = 6.1e^{2}/(4\pi\varepsilon_{0}\varepsilon_{r}k_{B}T_{ES})$ of just 2–4 nm, suggesting that hole wave functions are localized to single QDs and ES-VRH does not occur in these samples (Figure S28, Table 1, and Supporting Discussion 3). Including the normal $T^{-1}$ dependence of the prefactor in the NNH expression gave poor fits that severely underestimated the mobility at low temperature (Figure S29).

Quantitatively better fits were obtained using the quantum percolation scaling (QPS) model of Qu et al. This model, carriers delocalize within metallic clusters of well-coupled QDs characterized by a mobility $\mu_{\text{met}} = \mu_{\text{met},0} + aT^{3/2}$ and hop between the clusters with a mobility $\mu_{\text{hop}} = \mu_\infty \exp(-E_A/kT)$ to give an overall mobility $\mu_{\text{QPS}}$:

$$\mu_{\text{QPS}}^{-1} = (\mu_{\text{met}}/\mu_{\text{hop}})^{1/2}(\mu_{\text{met}}^{-1} + \Delta \mu_{\text{hop}}^{-1})$$

Here, $\Delta = (c - c_\infty)/c_\infty$ (where $c$ and $c_\infty$ are the concentration and critical concentration of hopping links, respectively) measures the dimensionless distance to the metal–insulator transition (MIT). The epi-SLs discussed in this report contain highly-uniform regions of epitaxially-fused QDs interspersed with a variety of point defects such as missing necks and QD vacancies. It is thus plausible that holes delocalize within the highly-uniform regions of the epi-SL and then hop between these regions. The QPS model yields the best fits as quantified by the residual sum of squares (RSS) method (Figure Sb and Supporting Discussion 4). The small $\Delta$ of the two thinner, higher-mobility devices (Devices 1 and 2) suggests that the concentration of metallic clusters in these devices approaches the MIT to within a few percent (Table 1). Using the established critical exponent $\nu = 1.33$, this implies a localization length of 10–20 QDs for these two devices. Alternatively, we found localization lengths of 10–15 nm using the mixed conduction model that Lan et al. recently employed to assess transport in HgTe QD thin films (Table 1 and Figure S28). Such localization lengths correspond to delocalization of holes within 3D clusters of 15–45 QDs.

Although the QPS model provides satisfactory fits of the $\mu(T)$ data with physically sensible values, the picture of transport within epi-SLs remains unclear. Short localization lengths indicate that carriers remain localized within small clusters of QDs, likely as a result of the disorder in epi-SL neck size (including missing necks) and electronic coupling. Surface/interface states, QD positional and orientational disorder, and point charges within the films can also disrupt the periodicity of the energy landscape and thereby localize charge carriers. Ongoing efforts to incorporate more perfect epi-SLs into smaller FETs (with 0.5 mm channels) combined with strategies to eliminate or fill carrier traps should soon enable electrical measurements of individual delocalized domains within epi-SL grains. Such small devices will require particularly low-resistance electrical contacts. It is also important to eliminate the bias-stress effect in order to obtain unambiguous $\mu(T)$ data, which we have accomplished with amorphous PbSe QD films but not yet with epi-SLs. The process for fabricating single-grain epi-SL devices demonstrated here sets the stage for systematic FET- and Hall-based charge transport studies of emergent miniband physics in these materials.
**Authors**

Alex Abelson — Department of Materials Science and Engineering, University of California, Irvine, Irvine, California 92697, United States; Present Address: Materials Engineering Division, Lawrence Livermore National Laboratory, Livermore, CA 94550, USA

Caroline Qian — Department of Chemical and Biomolecular Engineering, University of California, Irvine, Irvine, California 92697, United States

Zachary Crawford — Department of Physics, University of California, Davis, Davis, California 95616, United States

Gergely T. Zimanyi — Department of Physics, University of California, Davis, Davis, California 95616, United States

Complete contact information is available at: https://pubs.acs.org/10.1021/acs.nanolett.2c03657

**Author Contributions**

A.A. synthesized the QDs, developed and carried out the single-grain FET fabrication, and performed imaging and electrical measurements. C.Q. fabricated the SL films and helped to fabricate the single-grain FETs. A.A., Z.C., and M.L. helped to fabricate the single-grain FETs. A.A., Z.C., and M.L. modeled the data. G.T.Z. modeled the data. M.L. directed the study and assisted with data interpretation. A.A. and M.L. wrote the manuscript with input from all authors.

**Notes**

The authors declare no competing financial interest.

**ACKNOWLEDGMENTS**

C.Q., Z.C., and M.L. were supported by the National Science Foundation under Grant No. DMR-2005210. A.A. was supported by the UC Office of the President under the UC Laboratory Fees Research Program Collaborative Research and Training Award LPR-17-477148. AFM measurements and parts of the manuscript preparation and data analysis were performed by A.A. under the auspices of the U.S. DOE by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344. Materials characterization was performed at the user facilities of the UC Irvine Materials Research Institute (IMRI), which is supported in part by the National Science Foundation through the UC Irvine Materials Research Science and Engineering Center (DMR-2011967). The authors thank I. Sequeira and J. Sanchez-Yamagishi for assistance with AFM measurements.

**REFERENCES**


(22) Guyot-Sionnest, P. Electrical Transport in Colloidal Quantum
Guyot-Sionnest, P.; Talapin, D. V. Quantum Dot Solids Showing
329.
(24) Yu, D.; Wang, C.; Wehrenberg, B. L.; Guyot-Sionnest, P.
Variable Range Hopping Conduction in Semiconductor Nanocrystal
H. W.; Law, M. Dependence of Carrier Mobility on Nanocrystal Size
and Ligand Length in PbSe Nanocrystal Solids. *Nano Lett.* 2010, 10
(26) Talapin, D. V.; Murray, C. B. PbSe Nanocrystal Solids for n-
and p-Channel Thin Film Field-Effect Transistors. *Science* 2005,
310 (5745), 86–89.
Hong, S.-H.; Murray, C. B.; Kagan, C. R. Stoichiometric Control of
Lead Chalcogenide Nanocrystal Solids to Enhance Their Electronic
and Optoelectronic Device Performance. *ACS Nano* 2013, 7 (3),
2413–2421.
Zheng, J.; Hu, W.; Lu, C.; Tang, Z. High Hole Mobility in Long-
Alivisatos, A. P. Nonmonotonic Size Dependence in the Hole
Kim, M.-G.; Kim, Y.-H.; Ju, B.-K.; Park, S. K. Low-Temperature
Annealed PbS Quantum Dot Films for Scalable and Flexible
(31) Draguta, S.; McDaniel, H.; Klimov, V. I. Tuning Carrier
Mobilities and Polarity of Charge Transport in Films of CuInSexS2-x
Charge Transport and Selective Gas Sensing of All-Inorganic
Perovskite Nanocrystals. *ACS Materials Lett.* 2020, 2 (11), 1368–
1374.
(33) Efros, A. L.; Shklovskii, B. I. Coulomb Gap and Low
State Phys.* 1975, 8 (4), L49.
(34) Qu, L.; Vörös, M.; Zimanyi, G. T. Metal-Insulator Transition in
Nanoparticle Solids: Insights from Kinetic Monte Carlo Simulations.
(35) Bagley, B. G. The Field Dependent Mobility of Localized
(36) Levinstein, M. E.; Shklovskii, B. I.; Shur, M. S.; Efros, A. L.
The Relation Between the Critical Exponents of Percolation Theory.
*Soviet Physics JETP* 1975, 42, 197.
(37) Ondry, J. C.; Alivisatos, A. P. Application of Dislocation Theory
to Minimize Defects in Artificial Solids Built with Nanocrystal
(38) Pinna, J.; Mehrabi K, R.; Gavhane, D. S.; Ahmadi, M.; Mutalik,
S.; Zohab, M.; Protesescu, L.; Kooi, B. J.; Portale, G.; Loi, M. A.
Approaching Bulk Mobility in PbSe Colloidal Quantum Dots 3D
(39) Tolentino, J.; Gibbs, M.; Law, M. Elimination of bias stress
effect in ligand-free quantum dot field-effect transistors. Manuscript in
Preparation.